

Readings and References

Introduction

- [1] James Smith, "Chapter 1: Introduction," textbook draft, <http://ece757.ece.wisc.edu/uw-only/Chapter1.pdf>
- [2] N. Binkert et al., "The gem5 simulator," SIGARCH Comput. Archit. News 39, 2 (August 2011), 1-7. DOI=<http://dx.doi.org/10.1145/2024716.2024718>
- [3] H. Sutter and J. Larus, Software and the Concurrency Revolution, ACM Queue, September 2005
- [4] 21st Century Computer Architecture (A community white paper), May 25, 2012. <http://cra.org/ccc/wp-content/uploads/sites/2/2015/05/21stcenturyarchitecturewhitepaper.pdf>

Cores, Multicores, and Multithreading

- [5] James Smith, "Chapter 3: Processor Cores," textbook draft, <http://ece757.ece.wisc.edu/uw-only/Chapter3.pdf>
- [6] K. Olukotun, et al., "The Case for a Single-Chip Multiprocessor," ASPLOS-7, October 1996.
- [7] Kumar, R., et al., "Heterogeneous Chip Multiprocessors", IEEE Computer, pp. 32-38, Nov. 2005.

Multiprocessor Software and Instruction Set Architecture

- [8] James Smith, "Chapter 2: Software and Instruction Set Architecture," textbook draft, <http://ece757.ece.wisc.edu/uw-only/Chapter2.pdf>
- [9] Michael L. Scott , "Shared-Memory Synchronization," Sections 1.0-1.4, 4.0-4.3.3, 5.0-5.2.5, Synthesis Lectures on Computer Architecture, <http://www.morganclaypool.com/doi/abs/10.2200/S00499ED1V01Y201304CAC023>
- [10] W. Daniel Hillis and Guy L. Steele, Data Parallel Algorithms, Communications of the ACM, December 1986, pp. 1170-1183.

Memory Systems and Cache Coherence

- [11] James Smith, "Chapter 4: Multiprocessor Memory Systems," textbook draft, <http://ece757.ece.wisc.edu/uw-only/Chapter4.pdf>
- [12] D. Sorin, M.D. Hill, D.A. Wood, "A Primer on Memory Consistency and Cache Coherence," Chapters 2, 6, 7, 8, Synthesis Lectures on Computer Architecture, <http://www.morganclaypool.com/doi/abs/10.2200/S00346ED1V01Y201104CAC016>
- [13] P. Conway, N. Kalyanasundharam, G. Donley, K. Lepak, and B. Hughes. Cache hierarchy and memory subsystem of the AMD opteron processor. IEEE Micro, vol. 30, no. 2, pp. 16-29, Apr. 2010

Memory Consistency

- [14] D. Sorin, M.D. Hill, D.A. Wood, "A Primer on Memory Consistency and Cache Coherence," Chapters 3-5, Synthesis Lectures on Computer Architecture, <http://www.morganclaypool.com/doi/abs/10.2200/S00346ED1V01Y201104CAC016>
- [15] M. D. Hill, Multiprocessors Should Support Simple Memory Consistency Models. IEEE Computer, Aug. 1998

Transactional Memory

- [16] T. Harris, J. Larus, and R. Rajwar, "Transactional Memory, 2nd edition," Chapters 1 & 5, Synthesis Lectures on Computer Architecture, <http://www.morganclaypool.com/doi/abs/10.2200/S00272ED1V01Y201006CAC011>
- [17] Harold W. Cain, Maged M. Michael, Brad Frey, Cathy May, Derek Williams, and Hung Le. Robust architectural support for transactional memory in the power architecture. In Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA '13), June 2013.

Interconnects

- [18] N. Enright Jerger, L.-S. Pei, "On-Chip Networks," Synthesis Lectures on Computer Architecture, <http://www.morganclaypool.com/doi/abs/10.2200/S00209ED1V01Y200907CAC008>
- [19] D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, J. F. B. III,

ECE/CS 757: Advanced Computer Architecture II

and A. Agarwal. On-Chip Interconnection Architecture of the Tile Processor. IEEE Micro, vol. 27, no. 5, pp. 15-31, 2007

SIMD and MPP

- [20] C. Hughes, “Single-Instruction Multiple-Data Execution,” Synthesis Lectures on Computer Architecture, <http://www.morganclaypool.com/doi/abs/10.2200/S00647ED1V01Y201505CAC032>
- [21] Steven L. Scott, Synchronization and Communication in the T3E Multiprocessor, Proceedings of International Conference on Architectural Support for Programming Languages and Operating Systems, pages 26-36, October 1996.

Clusters and GPGPUs

- [22] H. Kim, R. Vuduc, S. Bahsorkhi, J. Choi, W.-M. Hwu, Chapter 1, “Performance Analysis and Tuning for General Purpose Graphics Processing Units (GPGPU),” Synthesis Lectures on Computer Architecture, <http://www.morganclaypool.com/doi/abs/10.2200/S00451ED1V01Y201209CAC020>
- [23] L. Barroso, J. Clidaras, U. Hölzle, Chapters 1-3, Chapter 5, “The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines, Second edition,” Synthesis Lectures on Computer Architecture, <http://www.morganclaypool.com/doi/abs/10.2200/S00516ED2V01Y201306CAC024>