

SIMD Computers

ECE/CS 757 Spring 2007
J. E. Smith

Copyright (C) 2007 by James E. Smith (unless noted otherwise)

All rights reserved. Except for use in ECE/CS 757, no part of these notes may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without prior written permission from the author.

Outline

- Automatic Parallelization
- Vector Architectures
 - Cray-1 case study
- Data Parallel Programming
 - CM-2 case study
- CUDA Overview (separate slides)
- Readings
 - W. Daniel Hillis and Guy L. Steele, Data Parallel Algorithms, Communications of the ACM, December 1986, pp. 1170-1183.
 - S. Ryoo, et al., Optimization Principles and Application Performance Evaluation of a Multithreaded GPU Using CUDA, Proceedings of PPOPP, Feb. 2008.

04/07

ECE/CS 757; copyright J. E. Smith, 2007

2

Automatic Parallelization

- Start with sequential programming model
- Let the compiler attempt to find parallelism
 - It can be done...
 - We will look at one of the success stories
- Commonly used for SIMD computing – *vectorization*
 - Useful for MIMD systems, also -- *concurrentization*
- Often done with FORTRAN
 - But, some success can be achieved with C
(Compiler address disambiguation is more difficult with C)

04/07

ECE/CS 757; copyright J. E. Smith, 2007

3

Automatic Parallelization

- Consider operations on arrays of data

```
do I=1,N
  A(I,J) = B(I,J) + C(I,J)
end do
```

 - Operations along one dimension involve *vectors*
- Loop level parallelism
 - *Do all* – all loop iterations are independent
Completely parallel
 - *Do across* – some dependence across loop iterations
Partly parallel

```
A(I,J) = A(I-1,J) + C(I,J) * B(I,J)
```

04/07

ECE/CS 757; copyright J. E. Smith, 2007

4

Data Dependence

- Independence \Rightarrow Parallelism
OR, dependence inhibits parallelism

```
S1: A=B+C
S2: D=A+2
S3: A=E+F
```
- True Dependence (RAW):
S1 δ S2
- Antidependence (WAR):
S2 δ S3
- Output Dependence (WAW):
S1 δ^o S3

04/07

ECE/CS 757; copyright J. E. Smith, 2007

5

Data Dependence Applied to Loops

- Similar relationships for loops
 - But consider iterations

```
do I=1,2
S1: A(I)=B(I)+C(I)
S2: D(I)=A(I)
end do
```
- S1 δ S2
 - Dependence involving A, but on same loop iteration

04/07

ECE/CS 757; copyright J. E. Smith, 2007

6

Data Dependence Applied to Loops

□ S1 δ_c S2

```
do I=1,2
S1: A(I)=B(I)+C(I)
S2: D(I)=A(I-1)
end do
```

- Dependence involving A, but read occurs on next loop iteration
- *Loop carried dependence*

□ S2 δ_c S1

```
do I=1,2
S1: A(I)=B(I)+C(I)
S2: D(I)=A(I+1)
end do
```

- Antidependence involving A, write occurs on next loop iteration

04/07

ECE/CS 757; copyright J. E. Smith, 2007

7

Loop Carried Dependence

□ Definition

```
do I = 1, N
S1: X(f(i)) = F(...)
S2: A = X(g(i)) ...
end do
```

S1 δ_c S2 : is loop-carried
if there exist i_1, i_2 where
 $1 \leq i_1 < i_2 \leq N$ and $f(i_1) = g(i_2)$

- If f and g can be arbitrary functions, the problem is essentially unsolvable.
- However, if (for example)

$f(i) = c*i + j$ and $g(i) = d*i + k$

there are methods for detecting dependence.

04/07

ECE/CS 757; copyright J. E. Smith, 2007

8

Loop Carried Dependences

□ GCD test

```
do I = 1, N
S1: X(c*I + j) = F(...)
S2: A = X(d*I + k) ...
end do
```

$f(x) = g(y)$ if $c*I + j = d*I + k$

This has a solution iff $\text{gcd}(c, d) \mid k - j$

□ Example

```
A(2*I) =
= A(2*I + 1)
```

GCD(2,2) does not divide 1 - 0

□ The GCD test is of limited use because it is very conservative

```
often gcd(c,d) = 1
X(4i+1) = F(X(5i+2))
```

□ Other, more complex tests have been developed e.g. Banerjee's Inequality

04/07

ECE/CS 757; copyright J. E. Smith, 2007

9

Vector Code Generation

□ In a vector architecture, a vector instruction performs identical operations on vectors of data

□ Generally, the vector operations are *independent*

- A common exception is reductions

□ In general, to vectorize:

- There should be no cycles in the dependence graph
- Dependence flows should be downward
⇒ some rearranging of code may be needed.

04/07

ECE/CS 757; copyright J. E. Smith, 2007

10

Vector Code Generation: Example

```
do I = 1, N
S1: A(I) = B(I)
S2: C(I) = A(I) + B(I)
S3: E(I) = C(I+1)
end do
```

□ Construct dependence graph

```
S1:
  ↓  $\delta$ 
S2:
  ↑  $\delta$ 
S3:
```

Vectorizes (after re-ordering S2: and S3: due to antidependence)

```
S1: A(I:N) = B(I:N)
S3: E(I:N) = C(2:N+1)
S2: C(I:N) = A(I:N) + B(I:N)
```

04/07

ECE/CS 757; copyright J. E. Smith, 2007

11

Multiple Processors (Concurrentization)

□ Often used on outer loops

□ Example

```
do I = 1, N
do J = 2, N
S1: A(I,J) = B(I,J) + C(I,J)
S2: C(I,J) = D(I,J)/2
S3: E(I,J) = A(I,J-1)**2 + E(I,J-1)
end do
end do
```

□ Data Dependences & Directions

S1 $\delta_{cc} <$ S3
S1 $\delta_{cc} =$ S2
S3 $\delta_{cc} <$ S3

□ Observations

- All dependence directions for I loop are =
⇒ Iterations of the I loop can be scheduled in parallel

04/07

ECE/CS 757; copyright J. E. Smith, 2007

12

Scheduling

- **Data Parallel Programming Model**
 - SPMD (single program, multiple data)
- **Compiler can pre-schedule:**
 - Processor 1 executes 1st N/P iterations,
 - Processor 2 executes next N/P iterations
 - Processor P executes last N/P iterations
 - Pre-scheduling is effective if execution time is nearly identical for each iteration
- **Self-scheduling is often used:**
 - If each iteration is large
 - Time varies from iteration to iteration
 - iterations are placed in a "work queue"
 - a processor that is idle, or becomes idle takes the next block of work from the queue (critical section)

04/07

ECE/CS 757; copyright J. E. Smith, 2007

13

Code Generation with Dependences

```
do I = 2, N
S1: A(I) = B(I) + C(I)
S2: C(I) = D(I) * 2
S3: E(I) = C(I) + A(I-1)
end do
```

- **Data Dependences & Directions**
 - S1 δ_x S2
 - S1 δ_x S3
 - S2 δ_x S3
- **Parallel Code on N-1 Processors**

```
S1: A(I) = B(I) + C(I)
   signal(I)
S2: C(I) = D(I) * 2
   if (I > 2) wait(I-1)
S3: E(I) = C(I) + A(I-1)
```
- **Observation**
 - Weak data-dependence tests may add unnecessary synchronization.
⇒ Good dependence testing crucial for high performance

04/07

ECE/CS 757; copyright J. E. Smith, 2007

14

Reducing Synchronization

```
do I = 1, N
S1: A(I) = B(I) + C(I)
S2: D(I) = A(I) * 2
S3: SUM = SUM + A(I)
end do
```

- **Parallel Code: Version 1**

```
do I = p, N, P
S1: A(I) = B(I) + C(I)
S2: D(I) = A(I) * 2
   if (I > 1) wait(I-1)
S3: SUM = SUM + A(I)
   signal(I)
end do
```

04/07

ECE/CS 757; copyright J. E. Smith, 2007

15

Reducing Synchronization, contd.

- **Parallel Code: Version 2**

```
SUMX(p) = 0
do I = p, N, P
S1: A(I) = B(I) + C(I)
S2: D(I) = A(I) * 2
S3: SUMX(p) = SUMX(p) + A(I)
end do
barrier synchronize
add partial sums
```

04/07

ECE/CS 757; copyright J. E. Smith, 2007

16

Vectorization vs Concurrentization

- **When a system is a vector MP, when should vector/concurrent code be generated?**

```
do J = 1, N
do I = 1, N
S1: A(I, J+1) = B(I, J) + C(I, J)
S2: D(I, J) = A(I, J) * 2
end do
end do
```

- **Parallel & Vector Code: Version 1**

```
doacross J = 1, N
S1: A(1:N, J+1) = B(1:N, J) + C(1:N, J)
   signal(J)
   if (J > 1) wait (J-1)
S2: D(1:N, J) = A(1:N, J) * 2
end do
```

04/07

ECE/CS 757; copyright J. E. Smith, 2007

17

Vectorization vs Concurrentization

- **Parallel & Vector Code: Version 2**
Vectorize on J, but non-unit stride memory access
(assuming Fortran Column Major storage order)

```
doall I = 1, N
S1: A(I, 2:N+1) = B(I, 1:N) + C(I, 1:N)
S2: D(I, 1:N) = A(I, 1:N) * 2
end do
```

04/07

ECE/CS 757; copyright J. E. Smith, 2007

18

Summary

- Vectorizing compilers have been a success
- Dependence analysis is critical to any auto-parallelizing scheme
 - Software (static) disambiguation
 - C pointers are especially difficult
- Can also be used for improving performance of sequential programs
 - Loop interchange
 - Fusion
 - Etc. (see add'l slides at end of lecture)

04/07

ECE/CS 757; copyright J. E. Smith, 2007

19

Cray-1 Architecture

- Circa 1976
- 80 MHz clock
 - When high performance mainframes were 20 MHz
- Scalar instruction set
 - 16/32 bit instruction sizes
 - Otherwise conventional RISC
 - 8 S register (64-bits)
 - 8 A registers (24-bits)
- In-order pipeline
 - Issue in order
 - Can complete out of order (no precise traps)



04/07

ECE/CS 757; copyright J. E. Smith, 2007

20

Cray-1 Vector ISA

- 8 vector registers
 - 64 elements
 - 64 bits per element (word length)
 - Vector length (VL) register
- RISC format
 - $V_i \leftarrow V_j \text{ OP } V_k$
 - $V_i \leftarrow \text{mem}(A_j, \text{disp})$
- Conditionals via vector mask (VM) register
 - $VM \leftarrow V_i \text{ pred } V_j$
 - $V_i \leftarrow V_2 \text{ conditional on } VM$




Figure 3-1. Computation section

04/07

ECE/CS 757; copyright J. E. Smith, 2007

21

Vector Example

```

Do 10 i=1,looplevelth
a(i) = b(i) * x + c(i)
10 continue

A1 ← looplevelth .initial values:
A2 ← address(a) .for the arrays
A3 ← address(b)
A4 ← address(c)
A5 ← 0 .index value
A6 ← 64 .max hardware VL
S1 ← x .scalar x in register S1
VL ← A1 .set VL - performs mod function

BrC done, A1<=0 .branch if nothing to do

more: V3 ← A4,A5 .load c indexed by A5 - addr mode not in Cray-1
V1 ← A3,A5 .load b indexed by A5
V2 ← V1 * S1 .vector times scalar
V4 ← V2 + V3 .add in c
A2,A5 ← V4 .store to a indexed by A5
A7 ← VL .read actual VL
A1 ← A1 - A7 .remaining iteration count
A5 ← A5 + A7 .increment index value
VL ← A6 .set VL for next iteration
BrC more, A1>0 .branch if more work

done:
    
```

04/07

ECE/CS 757; copyright J. E. Smith, 2007

22

Compare with Scalar

```

Do 10 i=1,looplevelth
a(i) = b(i) * x + c(i)
10 continue
    
```

2 loads
 1 store
 2 FP
 1 branch
 1 index increment (at least)
 1 loop count increment

total -- 8 instructions per iteration

4-wide superscalar => up to 1 FP op per cycle
 vector, with chaining => up to 2 FP ops per cycle (assuming mem b/w)

Also, in a CMOS microprocessor would save a lot of energy

04/07

ECE/CS 757; copyright J. E. Smith, 2007

23

Vector Conditional Loop

```

do 80 i = 1,loopen
if (a(i).eq.b(i)) then
c(i) = a(i) + e(i)
endif
80 continue
    
```

```

V1 ← A1 .load a(i)
V2 ← A2 .load b(i)
VM ← V1 == V2 .compare a and b; result to VM
V3 ← A3; VM .load e(i) under mask
V4 ← V1 + V3; VM .add under mask
A4 ← V4; VM .store to c(i) under mask
    
```

04/07

ECE/CS 757; copyright J. E. Smith, 2007

24

Vector Conditional Loop

Gather/Scatter Method (used in later Cray machines)

```
do 80 i = 1,loopen
  if (a(i).eq.b(i)) then
    c(i) = a(i) + e(i)
  endif
80 continue
```

```
V1 ← A1      .load a(i)
V2 ← A2      .load b(i)
VM ← V1 == V2 .compare a and b; result to VM
V5 ← IOTA(VM) .form index set
VL ← pop(VM)  .find new VL (population count)
V6 ← A1, V5   .gather a(i) values
V3 ← A3, V5   .gather e(i) values
V4 ← V6 + V3  .add a and e
A4,V11 ← V4   .scatter sum into c(i)
```


04/07

ECE/CS 757; copyright J. E. Smith, 2007

25

Thinking Machines CM1/CM2

- Fine-grain parallelism
- Looks like intelligent RAM to host (front-end)
- Front-end dispatches "macro" instructions to sequencer
- Macro instructions decoded by sequencer and broadcast to bit-serial parallel processors



04/07

ECE/CS 757; copyright J. E. Smith, 2007

26

CM Basics, contd.

- All instructions are executed by all processors
- Subject to context flag
- Context flags
 - Processor is selected if context flag = 1
 - saving and restoring of context is unconditional
 - AND, OR, NOT operations can be done on context flag
- Operations
 - Can do logical, integer, floating point as a series of bit serial operations

04/07

ECE/CS 757; copyright J. E. Smith, 2007

27

CM Basics, contd.

- Front-end can broadcast data
 - (e.g. immediate values)
- SEND instruction does communication
 - within each processor, pointers can be computed, stored and re-used
- Virtual processor abstraction
 - time multiplexing of processors

04/07

ECE/CS 757; copyright J. E. Smith, 2007

28

Data Parallel Programming Model

- "Parallel operations across large sets of data"
- SIMD is an example, but can also be driven by multiple (identical) threads
 - Thinking Machines CM-2 used SIMD
 - Thinking Machines CM-5 used multiple threads


04/07

ECE/CS 757; copyright J. E. Smith, 2007

29

Connection Machine Architecture

- Nexus: 4x4, 32-bits wide
 - Cross-bar interconnect for host communications
- 16K processors per sequencer
- Memory
 - 4K mem per processor (CM-1)
 - 64K mem per processor (CM-2)
- CM-1 Processor
- 16 processors on processor chip



04/07

ECE/CS 757; copyright J. E. Smith, 2007

30

Instruction Processing

- HLLs: C* and FORTRAN 8X
- Paris virtual machine instruction set
- Virtual processors
 - Allows some hardware independence
 - Time-share real processors
 - V virtual processors per real processor
 - ⇒ 1/V as much memory per virtual processor
- Nexus contains sequencer
 - AMD 2900 bit-sliced micro-sequencer
 - 16K of 96-bit horizontal microcode
- Inst. processing:
 - 32 bit virtual machine insts (host)
 - > 96-bit microcode (nexus sequencer)
 - > nanocode (to processors)

04/07

ECE/CS 757; copyright J. E. Smith, 2007

31

CM-2

- re-designed sequencer; 4x microcode memory
- New processor chip
- FP accelerator (1 per 32 processors)
- 16x memory capacity (4K-> 64K)
- SEC/DED on RAM
- I/O subsystem
- Data vault
- Graphics system
- Improved router

04/07

ECE/CS 757; copyright J. E. Smith, 2007

32

Performance

- **Computation**
 - 4000 MIPS 32-bit integer
 - 20 GFLOPS 32-bit FP
 - 4K x 4K matrix mult: 5 GFLOPS
- **Communication**
 - 2-d grid: 3 microseconds per bit
 - 96 microseconds per 32 bits
 - 20 billion bits /sec
 - general router: 600 microseconds/32 bits
 - 3 billion bits /sec
- **Compare with CRAY Y-MP (8 procs.)**
 - 2.4 GFLOPS
 - But could come much closer to peak than CM-2
 - 246 Billion bits/ sec to/from shared memory

04/07

ECE/CS 757; copyright J. E. Smith, 2007

33

Outline

- Automatic Parallelization
- Vector Architectures
 - Cray-1 case study
- Data Parallel Programming
 - CM-1/2 case study
- **CUDA Overview (separate slides)**
- Readings
 - W. Daniel Hillis and Guy L. Steele, Data Parallel Algorithms, Communications of the ACM, December 1986, pp. 1170-1183.
 - S. Ryoo, et al., Optimization Principles and Application Performance Evaluation of a Multithreaded GPU Using CUDA, Proceedings of PPoPP, Feb. 2008.

04/07

ECE/CS 757; copyright J. E. Smith, 2007

34